

IRM CONFIDENTIAL

DO NOT REPRODUCE Pages Marked IBM CONFIDENTIAL

#### SUMMARY OF UC PROGRAMMING SUPPORT TOOLS FOR VM/CMS **ENVIRONMENTS**

# UC ASSEMBLER UCASM fname [options]

[FLAG nnn]

[LINECOUNT nn]

[SUBSET subsetname]

options: LIB NOLIB NOGLB

[EDIT] [PUNCH] [BRIEF] [PRT] [ERMES] [LIST]

NOOPT [Cn]

NUCASM fname [ftype [fmode]][(options]

options: [ALOGIC NOALOGIC

NORLD

NONUM NOSTMT

XREF NOXREF XREF SHORT TERM

LIST NOLIST MCALL NOMCALL

NOESD

NODECK OBJ NOOBJ

NOTERM ALIGN NOALIGN

MLOGIC NOMLOGIC

LIBMAC NOLIBMAC

#### UC LINKAGE EDITOR

UCLINK fname [options]

options: SYM NOSYM [CLEARO] [EPOINT]

ESD [COL71] NOESD [ID]

TYPE [DOCUMENT] NOTYPE [Knnn]

XREF NOXREF

# Allowable UCLINK Statements:

OVER AT REL

csectname hex-location

FILE modulefname textfname [(alignf)] [(CSECT csectlist)] ... textfname [(alignf)] [(CSECT csectlist)]

where csectlist is

csectname [(alignf)] . . . csectname [(alignf)]

CONTINUE textfname [(alignf)] [(CSECT csectlist)] . textfname [(alignf)] [(CSECT csectlist)]

SLC hexloc

SLCB hexloc

OVERLAY hexloc hexloc

LIBSRCH ftype1 [ftype2] ... [ftype8]

CHANGE textfname oesd=nesd . . . . oesd=nesd

\* comments

**TEXTDICT** - Text Dictionary Routine

TEXTDICT GEN \$dictfn textfnl . . . textfnx

TEXTDICT ADD \$dictfn textfnl . . . textfnx TEXTDICT DEL \$dictfn textfnl . . . textfnx

TEXTDICT LIST \$dictfn

# PROGRAM DEBUG SIMULATOR INVOCATION

#### **PDSCL**

PDSCL Commands

• UC UCMODEL = UC-0 , RSZ=r, MSZ= {m } [,UCNUM=x]

[,MSZ1=
$${m \choose nk}$$
] [,ROS=  ${addr/addr \choose FFFF}$ ]

•  $\underline{A}DAPTER\ DV=device,\ AD=address,\ LV=level,\ IP= \begin{cases} T\\N\\D \end{cases}$ ,  $OP= \begin{cases} T\\P\\D \end{cases}$ 

#### [,other].

LOAD membername [,membername . . .].

• SET facilityname=value [,facilityname=value . . . ] .

CMNMSK PRYPGE facilityname: CLOCK SDYPGE IOIR'R PIRR IC MCPC RpPnn MMB OLNCNT ICOUNT TIMEOUT IDONE WINDOW LONGMESS UCNUM PSW0-PSW7

• MODIFY addr=value [,addr=value . . . ] .

 DISPLAY facilityname MAIN=addr/addr [, . . . ] . REGS label

> facilityname: CLOCK **CMNMSK** PRYPGE SDYPGE IOIRR PIRR MCPC IC MSZ MMB LEVELS RSZ PIC UCMODEL RPnn CONDS ZHCV INST **IOBUS** OPCODE PSW0-PSW7 **UCNUM** LONGMESS

· WAIT.

• IOINT ± n.

· MAP

• GO.


· END.

 NAME labels. KEEP. RETRIEVE labely[,...],#L. , # LO

CLEAR labely.

• TRACE. [only for conditional sentences]

IBM CONFIDENTIAL





# PDSCL STATEMENT FORMATS

#### Sentence format:

command1; command2; . . . . commandn.

# Conditional Sentence format:

label: [ON] cond1,cond2, ...,condn command1; ...,commandn.

conditions: MC L=n PC IC=low/high

Ln BR=low/high

INT ERA=xx WAIT CSG

PIC = low / high

EWAIT

UC MACHINE INSTRUCTIONS

	Instruction	Format	Mnemonic	Operands	Op+Extr
X	Add Register Immediate	RI	ARI	P,18	3
*	Add Halfword Register Immediate	RRH	AHRI	H,14	CD
	Add Register	RR	AR	PSP,PSP	7 8,9x
*	Add Halfword Register	RRH	AHR	H,H	C 8
	Add with Carry Register	RR	AYR	PSP,PSP	7 A,Bx
•	Add with Carry Halfword Register	RRH	AYHR	H,H	CA
	And Register Immediate	RI	NRI	P,18	0
	And Register	RR	NR	PSP,PSP	7 0,1x
•	And Halfword Register	RRH	NHR	H,H	C 0
X	Branch on Condition Register	RRH	BCR	MASK,H	A 0
	Branch and Link Register	RRH	BALR	Н,Н	A 3
	Branch and Count Register	RRH	BCTR	P,H	A 2
	Compare Register	RR	CR	PSP,PSP	7 6,7x
٠	Compare Halfword Register	RRH	CHR	H,H	C 6
	Control Immediate	RI	KI	PE,18	6
٠	Count Leading Zeros	RRH	CTLZ	H,H	C 1
	Exclusive Or Register Immediate	RI	XRI	P.18	2
	Exclusive Or Register	RR	XR	PSP,PSP	7 4.5x
	Exclusive Or Halfword Register	RRH	XHR	н,н	C 4
	I/O Immediate	RI	101	PO,18	6
	1/0	RR	10	P,H	A 4
	I/O Halfword	RRH	IOH	н,н	A 5
v	Jump on Condition	RI	JC	MASK,S	9 0v
	Jump on Bit Zero	RI	JBZ	BIT,S	9 1v
	Load Register Immediate	RI	LRI	P.18	4
	Load Indirect	RR	LN	P,H	AB
	Load Halfword Indirect	RRH	LHN	н,н	A 9
	Load Halfword Short	RS	LHS	H,AS	B 1y
	Load Register Space Indirect	RR	LRN	P,H	AF
	Load Hwd Reg Space Indirect	RRH	LHRN	H,H	AD
	Load Register	RR	LR	RA,RA	8 4-7
	Load Halfword Register	RRH	LHR	H,H	C 3
		RI	ORI	P,18	1
	Or Register Immediate	RR	OR	PSP,PSP	7 2.3x
	Or Register	RRH	OHR	H,H	C 2
	Or Halfword Register	RR	RL	RA,I3	8 2,3x
	Rotate Left Rotate Left Halfword	RRH	RLH	H,14	6 2,3x
					8 0,1x
	Shift Left Logical	RR	SLL	RA,I3	8 0,1x C 9
	Shift Left Halfword Logical		SLHL	H,14	A 8
	Store Indirect	RR	STN	P,H	
	Store Halfword Indirect	RRH	STHN	H,H	AA
	Store Halfword Short	RS	STHS	H,AS	B Oy
	Store Register Space Indirect	RR	STRN	P,H	AC
*	Store Hwd Reg Space Indirect	RRH	STHRN	н,н	AE
	Test and Set	RRH	TS	0,H	A 1

\* = Not available on UC 0 X = Extended mnemonics available for this instruction IBM CONFIDENTIAL

	Subtract Register	RR	SR	PSP,PSP	7	C,Dx
*	Subtract Halfword Register	RRH	SHR	н,н	C	C
	Subtract with Carry Register	RR	SYR	PSP,PSP	7	E,Fx
*	Subtract with Carry Hwd Register	RRH	SYHR	H,H	C	E
*	Subtract Halfword Reg Immediate	RRH	SHRI	H,14	C	F
	Test Register Immediate	RI	TRI	P,18	5	

	0	3	4 5	7 8	11 12	14 15	(
VRI	0						-
ORI	1						
XRI	2		Р				-
ARI	3				18		1
LRI	4				10		
rri	5						٦
101	6		PO				- 1
KI			PE				
					PP	SP	_
NR					0	/ 1	ı
OR					2	/ 3	-

4 / 5

6 / 7

A / B

C / D

E / F

SLL		0	C3		(PP)	0	
SLL					(SP)	1	
RL					(PP)	2	
RL					(SP)	3	
LR	8		(PP)	RA	(PP)	4	
LR			(PP)		(SP)	5	
LR			RA (SP)		(PP)	6	
LR			(SP)		(SP)	7	

PSP

XR

CR

AR

AYR

SYR

SR

JC [	0	MASK	10	0
JBZ	9	BIT	18	1

BCR		MASK		0
TS		0		1
BCTR		Р	н	2
BALR		Н	"	3
10		Р		4
ЮН		Н		5
STN		Р		8
LHN		Н		9
STHN	Α	Н		А
LN		Р		В
STRN		Р		С
LHRN		Н		D
STHRN		Н		E
LRN		Р		F

LH3 [				IBM CONFI	1
STHS LHS	В	н	В	DH	0

	0	3	4	7 8	11	12	15 C
NHR						0	
OHR						2	
XRH						4	
CHR						6	
AHR						8	
AYHR		С	Н		Н	А	
SHR						С	
SYHR						E	
CTLZ						1	
HR						3	
SLHL			CA			9	
RLH			C4			В	
AHRI						D	
SHRI			14			F	

#### Symbol Key

Primary page byte register, value 0 to 15

Even primary page byte register, value 0 to 15 (even)

Odd primary page byte register, value 0 to 15 (odd)

PSP,PSP indicates byte registers in either primary or secondary page, but

both operand registers must be in the same page

RA Any register, value 0 to 31

PP Primary page SP Secondary page

MASK Mask, value 0 to 15 (4 bits)

Immediate field, value 0 to 15 14 18 Immediate field, value 0 to 255

C3 Count field, value 0 to 7

C4 Count field, value 0 to 15

В

Base register specification, 12(b'00'), 14(b'01'), 28(b'10'), 30(b'11') BIT Bit to be tested in halfword register 2

н Halfword register, value 0 to 30 (even)

DH Displacement in halfwords

AS Either SA or DS or DS(BS)

Relocatable or absolute expression. SA minus the value of the contents in

the base register used should be in the range 0 to 62

DS Displacement, value 0 to 62 (even)

BS Base register, value 12, 14, 28, 30

Relocatable expression in Jump instructions and relocatable or absolute expression in GOTO instructions. In Jump instructions the value of S

subtracted by the location counter value of the instruction following the Jump instruction should be in the range -128 to +126

Bit 15 of the instruction indicates that the register page used is

0 - primary

1 - secondary

Bit 15 is used to distinguish operations

Arithmetic condition code set

Logical condition code set

I/O condition code set

Shift condition code set

Test condition code set


#### INSTRUCTION TIMINGS

2.8 2.8 + (1.2) c 3.6
3.6
4.8
3.6
4.8
2.4
3.2
3.2
3.6 (B) / 1.6 (NSI)
2.8 (B) / 1.6 (NSI)
3.6 (B) / 3.2 (NSI)
3.6
4.8
2.8-5.2 *
4.8
2.4
3.2
3.2
6.4 (B) / 5.6 (H)
7.2 (B) / 6.4 (H)
6.0 (B) / 5.2 (H)
6.8 (B) / 6.0 (H)
/ 4.8 (H) / 5.6 (H)
2.4 (J) / 1.6 (NSI)
3.2 (J) / 2.4 (NSI)
1.6
3.2
3.2
4.0 + (1.2) c
3.2
3.2
2.4
2.4
2.4
3.2
3.2
1.6 + (1.2*n) / 2.4 (n=0)
3.2
3.2
3.6 + (1.2) c
3.2
3.2
3.6
4.8
3.6
4.8
2.8 + (1.2) c
2.4
4.0
6.4
5.6 + 1.6*t
6.4 + 1.6*t

#### LPL - MICROCODE DEVELOPMENT SYSTEM

• LDEFLVL level [level1 . . . leveln] [(options]

To define a new level, update an existing level definition or change the write lock on a level.




• LDEL level fname ftype [TSfname TSftype] [(options]

To delete a file from the library.

• LDUMP level [(options]


To dump all the files of a level to tape, or selected ones.



• LGET level fname ftype [AS fname [ftype [fmode]] [fmode]


To obtain a data file from the library.

• LLF fname [ftype [fmode]] [(options]



• LLIST level [subset] [(options]

To list the contents of a level.



LMARK level fname ftype [FROM TSfname TSftype TSfmode] [(options]

To specify reprocessing of a library file when the file itself has not been modified.

options: NORDR LMARK PRM nnnnnnnn]

• LPROM level fname ftype [FROM TSfname TSftype TSfmode] [(options]

To promote a file one level higher in its level chain

[PRM nnnnnnnn]

To return an updated data file to the library.

options:  $\begin{bmatrix} NORDR \\ RDR \end{bmatrix} \begin{bmatrix} LPUT \\ LREAD \end{bmatrix} \begin{bmatrix} NOPROMPT \\ PROMPT \end{bmatrix} \begin{bmatrix} CHECK \\ NOCHECK \end{bmatrix}$ 

[PRM nnnnnnnn]

• LREAD [options]

To read files from the input reader and update the library.




• LVER level fname ftype [ fmode ]

May be used to determine if the top time stamp of the user file has been received by the library level.

• LASM level fname [ftype] [(options]


To assemble a UC assembler language or 370 assembler language program using NUCASM or HASM respectively.



ftype possibilities:

SYSIN APB CPGEN ASSEMBLE LLINK level fname [(options)

To link-edit text files into a UC module.



LMAC level fname [ftype] [(options]

To insert, replace or delete one macro or copy member of a maclib.


[(options]

Options:  $\begin{bmatrix} TS \\ NOTS \end{bmatrix}$   $\begin{bmatrix} NOSEARCH \\ SEARCH \end{bmatrix}$   $\begin{bmatrix} NOLIB \\ LIB \end{bmatrix}$   $\begin{bmatrix} DEL \\ ADD \\ GEN \end{bmatrix}$ 

To update a library maclib file.

function fname ftype

LMAK level



LLCTL level [(options]

Types, prints or creates a file containing the contents of the level definition file for a level.

Options: TYPE PRINT CHANGE CHANGE

LLIB dmode BYTYPE BYNAME

Prints a sorted list of all files on a disk.

To list the execs and edmacros on a disk.

• LSTAT

To list the status of the library reader and the outstanding updates by \$LIB file in the library.

Used to debug the library execs by making a copy of an exec on the A-disk which has all exec printing turned on or OFF as appropriate.

LDELTS fname ftype fmode NOTALL

To delete the time stamps from a file.

LMSG ufname message

Broadcast a message to a group of users.

ufname: USERS

(filetype must be \$USERS)

message: up to 16 words

LMOD level [function] [(options]

To assemble a library date file and place the results in the library.

Function: CHANGES [ftype] LCMS

fname

[ftype]

Options: [NOOKERR] [NOIBMC] OKERR

LIBHIST NOSEARCH

ftype possibilities: SYSIN

APB **CPGEN** PLS2 ASSEMBLE ALL

• LSORT fname ftype majb maje [minb1 mine1 . . . minb4 . . . mine4]

To sort a file.

 Library/CMS filetypes CCC\$ level

LIBRARY (CCC)	CMS
SRC	SYSIN
APB	APB
CPG	CPGEN
MAC	MACRO
CPY	COPY
AMF	APBMAC
ACF	APBCOPY
FL1	FL1
UCL	UCLINK
UCM	UCMOD
CRC	CONTROL
MCI	MCITIN
TXT	TEXT
PLS	PLS2
XEC	EXEC
JCL	JCL
UPD	UPDATE
MOD	MODULE
KRT	KEEPRET
LNK	LINK
MAP	MAP
EDM	EDMACRO
ASM	ASSEMBLE
LST	LISTING
CLT	CLIST
SCT	SCRIPT
INC	INCLUDE

Time Stamp Format

1–8 ID & Comment Notation 9–12 Level 14–21 FILENAME	
14_21 ELLENAME	
14-21 FILENAME	
23-30 FILETYPE	
32-39 DATE	
41-48 TIME	
50-57 USERID	
59-62 FROM level (promote on	y
64-71 USER FIELD	

Notes	The state of the s
	William I
	9100
A MARINE THE RESIDENCE OF THE PARTY OF THE P	

lotes	
	100

m = number of passes; 1 pass = shift of 1, 2, 4, or 8 bits

t = number of transfers (bytes or halfwords)

c = added if carry occurred

* KI - Read/Write Page Pointers	2.8/2.8
KI - Read/Write MC/PC Status	2.8/5.2
Read/Write PSC	2.8/2.8
Reset/Set Master Mask	4.0/4.0
Read/Write Common Mask	3.6/4.0
Read/OR/AND PIRR	3.6/4.0/4.0
Write Next Level	4.0
Read I/O Interrupts	3.6
Read/Write Levels	3.6/4.8

# **EXTENDED MNEMONICS**

Explanation	Exten	ded	Standard	
Subtract reg. immed.	SRI	P,I	ARI	. P,-I

# **EXTENDED BRANCH MNEMONIC OPERATIONS**

Extende	ed .	Standard		Mask	
BZR	Н	BCR	8,H	1000	
BPR	Н	BCR	2,H	0010	
BMR	Н	BCR	4,H	0100	
BNZR	Н	BCR	6,H	0110	
BNPR	Н	BCR	12,H	1100	
BNMR	Н	BCR	10,H	1010	
BYR	Н	BCR	0,H	0000	
BVR	Н	BCR	1,H	0001	
BER	H	BCR	8,H	1000	
BHR	Н	BCR	2,H	0010	
BLR	Н	BCR	4,H	0100	
BNER	Н	BCR	6,H	0110	
BNHR	H	BCR	. 12,H	1100	
BNLR	Н	BCR	10,H	1010	
BZR	Н	BCR	8,H	1000	
BOR	Н	BCR	4.H	0100	
BXR	Н	BCR	2.H	0010	
BNZR	Н	BCR	6.H	0110	
	Н			1010	
BNXR	Н	BCR	12,H	1100	
BZR	н	BCR	8.H	1000	
	Н			0100	
	Н			0010	
BNZR	Н	BCR	6,H	0110	
BNOR	Н	BCR		1010	
BNXR	Н	BCR		1100	
BTER	Н	BCR	1,H	0001	
BZR	Н	BCR	8,H	1000	
BPR	Н	BCR	2,H	0010	
BMR	Н	BCR	4,H	0100	
BNZR	Н	BCR	6,H	0110	
BNPR	Н	BCR	12,H	1100	
BNMR	Н	BCR	10,H	1010	
BVR	Н	BCR	1,H	0001	
	BZR BPR BMR BNPR BNMR BYR BVR  BER BNHR BNHR BNLR  BZR BNOR BNZR BNOR BNZR BNOR BNZR BNDR BNZR BNZR BNDR BNZR BNZR BNZR BNZR BNZR BNZR BNZR BNZ	BZR H BMR H BNZR H BNMR H BNPR H BNMR H BYR H BVR H BVR H BVR H BVR H BNR H BNR H BNR H BNLR	BZR H BCR BMR H BCR BNZR H BCR BNZR H BCR BNZR H BCR BNPR H BCR BNPR H BCR BYR H BCR	BZR H BCR 8,H BPR H BCR 2,H BMR H BCR 4,H BNZR H BCR 12,H BNPR H BCR 12,H BNPR H BCR 10,H BYR H BCR 0,H BYR H BCR 0,H BYR H BCR 1,H  BER H BCR 2,H BHR H BCR 2,H BHR H BCR 10,H BNRR H BCR 10,H BNRR H BCR 2,H BNRR H BCR 6,H BNHR H BCR 10,H  BZR H BCR 6,H BNLR H BCR 10,H  BZR H BCR 10,H  BZR H BCR 2,H BNZR H BCR 6,H BNZR H BCR 12,H BNZR H BCR 12,H BNZR H BCR 10,H BNZR H BCR 12,H BNZR H BCR 6,H BNZR H BCR 12,H	

					-							001	-04	TIONIC	
н	- X	116	N	IJЕ	D	JUI	VΙΡ	IVIII	и	IVIOI	VIL	UPI	BHA	TIONS	

Explanation	Exter	nded	Stan	dard	Mask	
After arithmetic instr.						
Jump if zero	JZ	label	JC	8,label	1000	
Jump if plus	JP	label	JC	2,label	0010	
Jump if minus	JM	label	JC	4,label	0100	
Jump if not zero	JNZ	label	JC	6,label	0110	
Jump if not plus	JNP	label	JC	12,label	1100	
Jump if not minus	JNM	label	JC	10,label	1010	
Jump if carry	JY	label	JC	0,label	0000	
Jump if overflow	JV	label	JC	1,label	0001	
After compare instr.						
Jump if equal	JE	label	JC	8,label	1000	
Jump if high	JH	label	JC	2,label	0010	
Jump if low	JL	label	JC	4,label	0100	
Jump if not equal	JNE	label	JC	6,label	0110	
Jump if not high	JNH	label	JC	12,label	1100	
Jump if not low	JNL	label	JC	10,label	1010	
After logical instructions					7	
Jump if all zeros	JZ	label	JC	8,label	1000	
Jump if all ones	JO	label	JC	4,label	0100	
Jump if mixed	JX	label	JC	2,label	0010	
Jump if not all zeros	JNZ	label	JC	6,label	0110	
Jump if not all ones	JNO	label	JC	10,label	1010	
Jump if not mixed	JNX	label	JC	12,label	1100	
After test instructions			-			
Jump if all zeros U.M.	JZ	label	JC	8,label	1000	
Jump if all ones U.M.	JO	label	JC	4,label	0100	
Jump if mixed U.M.	JX	label	JC	2,label	0010	
Jump if not all zeros U.M.	JNZ	label	JC	6,label	0110	
Jump if not all ones U.M.	JNO	label	JC	10,label	1010	
Jump if not mixed U.M.	JNX	label	JC	12,label	1100	
Jump if equal to Mask	JTE	label	JC	1,label	0001	
After shift instructions						
Jump if all zeros	JZ	label	JC	8,label	1000	
Jump if hi-bit off	JP	label	JC	2,label	0010	
Jump if hi-bit on	JM	label	JC	4,label	0100	
Jump if not all zeros	JNZ	label	JC	6,label	0110	
Jump if not positive	JNP	label	JC	12,label	1100	
Jump if not negative	JNM	label	JC	10,label	1010	
Jump if one bit moved out	JV	label	JC	1,label	0001	
After any instruction						
Jump unconditionally	J	label	JC	15,label	1111	

#### **GOTO MNEMONICS**

Expands to either a JUMP - JC MASK,S If the target is sufficiently close to the GOTO instruction

or to the three instructions: - LRI &SYSSCRT,K(S)

LRI &SYSSCRT+1,L(S)
Load address into e/o BCR MASK,&SYSSCRT pair of registers

The default setting of &SYSSCRT is 10 but can be changed via a SETA.

Extended Code	Meaning	Mask
After Arithmetic	Instructions	
GZ	Goto if Zero	1000
GP	Goto if Plus	0010
GM	Goto if Minus	0100
GNZ	Goto if not Zero	0110
GNP	Goto if not Plus	1100
GNM	Goto if not Minus	1010
GY	Goto if Carry	0000
GV	Goto if Overflow	0001
After Compare In	structions	
GE	Goto if Equal	1000
GH	Goto if High	0010
GL	Goto if Low	0100
GNE	Goto if Not Equal	0110
GNH	Goto if Not High	1100
GNL	Goto if Not Low	1010
After Logical Inst	ructions	
GZ	Goto if All Zeros	1000
GO	Goto if All Ones	0100
GX	Goto if Mixed Zeros and Ones	0010
GNZ	Goto if Not All Zeros	0110
GNO	Goto if Not All Ones	1010
GNX	Goto if Not Mixed	1100
After Test Instruc	ctions	
GZ	Goto if All Zeros Under Mask	1000
GO	Goto if All Ones Under Mask	0100
GX	Goto if Mixed Under Mask	0010
GNZ	Goto if Not All Zeros Under Mask	0110
GNO	Goto if Not All Ones Under Mask	1010
GNX	Goto if Not Mixed Under Mask	1100
GTE	Goto if Equal to Mask	0001
After Shift and R	otate Instructions	
GZ	Goto if All Zeros	1000
GP	Goto if Hi-bit Off (Not Zero)	0010
GM	Goto if Hi-bit On	0100
GNZ	Goto if Not All Zeros	0110
GNP	Goto if Not Positive	1100
GNM	Goto if Not Negative	1010
GV	Goto if Any One Bits Moved Out	0001
After Any Instruc	ction	-
G	Unconditional Goto	1111

Note: All GOTO instructions are coded as Gxx label


### **INSTRUCTION SEQUENCE CONTROL – JUMPS and BRANCHES**

OPERATION	CONDITION	TIME μs.	ACTIONS
JC MASK,18	TAKEN:	2.4	IC + IC2+18
	NOT TAKEN:	1.6	IC + IC2
			$(-128 \le 18 \le +126)$
IBZ BIT,18	P2 (BIT) = 0	3.2	IC + IC2+I8
	P2 (BIT) ≠ 0	2.4	IC + IC2
			$(-128 \le 18 \le +126)$
BCR MASK,H	TAKEN:	3.6	IC ← H
	NOT TAKEN:	1.6	IC ← IC2
BCTR P,H			P ← P−1
	P ≠ 0	3.6	IC + H
	P = 0	3.2	IC ← IC2
BALR H1, H2	H2 ≠ 0	2.8	IC ← H2
			H1 ← IC2
	H2 = 0	1.6	IC + IC2
			H1 ← IC2
	H1 = H2 = H	2.8	IC ← H2
			H1 ← IC2


\* IC2 = Address of the branch instruction plus two.

\* P2 (BIT) = Bit in halfword register 2 addressed by BIT.

#### **INSTRUCTION FORMATS**



### I/O SPACE Address Format



# **REGISTER SPACE Address Format**

	Page #			Reg #	1
		11	12		15
Bits	Explanation				
0-11 12-15	Page number Register number within page				
	0-11	Bits Explanation 0-11 Page number	11   Bits	Bits Explanation 0–11 Page number	Bits Explanation 0–11 Page number

### ASSIGNED CONTROL ADDRESSES

NO	OPERATION	NO	OPERATION
0	Disable Master Mask	1	unassigned
2	Write Common Mask	3	Read Common Mask
4	OR to PIRR	5	Read PIRR
6	AND to PIRR	7	Read Interrupt Requests (IOBI)
8	Write to MC/PC Status	9	Read MC/PC Status
10	Write Primary Page No.	11	Read Primary Page No.
12	Write Secondary Page No.	13	Read Secondary Page No.
14	Enable Master Mask	15	Read Levels (CLL & LLL)
16	unassigned	17	unassigned
18	unassigned	19	unassigned
20	unassigned	21	unassigned
22	unassigned	23	unassigned
24	unassigned	25	unassigned
26	Write PSC bits	27	Read PSC bits
28	Write next level	29	unassigned
30	unassigned	31	unassigned

### Contents of first operand register (where meaningful).

#### Interrupt Sources:

BIT	PIRR & IOBI	MC/PC
0	Int. level 0	I/O parity check
1	Int. level 1	VALID line not raised
2	Int. level 2	Storage parity check
3	Int. level 3	Invalid operation
4	Int. level 4	Error during CS
5	Int. level 5	Reserved
6	Int. level 6	Modifier Latch
7	Int. level 7	Instruction length code

Readi		

Bits 0-3	Present Level Latch
Bits 4-7	Last Level Latch

# Page Numbers:

Bits 0-1 Bits 2-7 number

#### PSC Bits:

Bits 0-3 0000 Bits 4-7 **ZHCV** 

#### SELF DEFINING CONSTANTS

CODE	TYPE	MEANING
С	Character	8 bit EBCDIC code for each character
X	Hexidecimal	4 bit hexidecimal code for each digit
В	Binary	Binary digits
n	Decimal	n = the decimal value wanted appropriate binary value used
K	Address	Block portion of 16 bit address (bits 0-7)
L	Address	Displacement portion of address (bits 8-15)

# **DEFINING CONSTANTS**

CODE	TYPE	MEANING
С	Character	8 bit EBCDIC code for each character
X	Hexidecimal	4 bit code for each hex digit
В	Binary	Binary digits
F	Fixed-point	Signed, fixed point format; normally a fullword
Н	Fixed-point	Signed, fixed-point format; normally a halfword
1	Fixed-point	Signed, fixed-point format; normally a byte
A	Address	Value of address; normally a fullword
K	Address	Value of BLOCK portion of an address; one byte
L	Address	Value of displacement portion of an address; one byte
V	Address	Space reserved for ext. symbol; normally a fullword
Y	Address	Value of address; normally a halfword

#### CONDITION CODE SETTING DEFINITION

PSC BIT SETTINGS	(Z)	(H • Z)	(H • Z)	(V)	(C)
CONDITION CODE	CC0	CC1	CC2	CC3	CCcry
MASK BIT POSITION	8	4	2	1	
MASK BIT PATTERN	B'1xxx'	B'x1xx'	B'xx1x'	B'xxx1'	B'0000'
A [ARITHMETIC]	=0	<0	>0	Ov'flow	Carry
C [COMPARE] (Arith.) (Logical)	op1=op2 op1=op2	op1 <op2< td=""><td>op1&gt;op2</td><td>Ov'flow</td><td>Carry op1≥op2</td></op2<>	op1>op2	Ov'flow	Carry op1≥op2
L [LOGICAL]	All 0's	All 1's	Mixed	Never Set	Never Set
T [TEST u.MASK] [CC=f(op1 • I)]	All 0's	All 1's	Mixed	op1=MASk	Never Set
S [SHIFT]	All 0's	op1<0	op1>0	1 Shifted From Bit 0	Never Set
1 [1/0]	Never Set	Never Set	Always Set	Read Parity Error	Excep'n Rcvd
				Error	

- 1. One and only one of CCO, CC1 and CC2 is always set.
- 2. A MASK of B'111x' results in an unconditional branch. A MASK of B'0000' does not guarantee a "NO-BRANCH".
- 3. CC0 for ARITHMETIC-with-CARRY operations can not be SET but can be
- 4. A BCR or JC with a MASK of B'0000' will branch if the PSC CARRY bit is on.
- 5. CC3 and CCcry can be set by a COMPARE since COMPARE is a SUBTRACT without storage of results [op1-op2].
- 6. The CC's for CTLZ are based on the contents of R2 after the CTLZ. Thus CC1 can not be set.

#### MACHINE CHECK/PROGRAM CHECK REGISTER SETTINGS

BIT 0 - I/O READ PARITY ERROR BIT 4 - ERROR DURING UCS

BIT 1 - I/O DEVICE RESPONSE FAILURE BIT 5 - 0, NOT USED

BIT 2 - STORAGE READ PARITY ERROR BIT 6 - ERROR DURING IFETCH

BIT 3 - INVALID OP or ADDRESS BIT 7 - 0

# ASSEMBLY REGISTER SPECIFICATION VS MACHINE CODE TABLE

P. I	Page	S.	Page		Primar	y Page			Seconda	ry Page	
	Mach Code		Mach Code	Asm No.	Mach Code	Asm No.	Mach Code		Mach Code		Mach
0	X'0'	16	X'1'	0	X'0'	1	X'1'	16	X'0'	17	X'1'
2	X'2'	18	X'3'	2	X'2'	3	X'3'	18	X'2'	19	X'3'
4	X'4'	20	X'5'	4	X'4'	5	X'5'	20	X'4'	21	X'5'
6	X'6'	22	X'7'	6	X'6'	7	X'7'	22	X'6'	23	X'7'
8	X'8'	24	X'9'	8	X'8'	9	X'9'	24	X'8'	25	X'9'
10	X'A'	26	X'B'	10	X'A'	11	X'B'	26	X'A'	27	X'B'
12	X'C'	28	X'D'	12	X'C'	13	X'D'	28	X'C'	29	X'D'
14	X'E'	30	X'F'	14	X'E'	15	X'F'	30	X'E'	31	X'F'

_		_							
PRO	GRAM S	STATUS W	ORD (F	SW) FO	RMAT				
	INSTR	RUCTION C	OUNT	ER	Z H	SEC. P	G. PTR.	c v	PRI. PG. PTR.
0				15	17		23	25	31
PG.	REG.	ADDR.	P	SW SAV	E ARE	A IN G	ENERA	REG	ISTERS
0	0	X,0000,	L	EVEL 0	PSW S	AVE A	REA – I	.c.	
0	2	X'0002'	Z H	SEC. P	G. PTR	. c v	PRI. PC	. PTR	
			0 .	2 .	:	8 .	10 .	. 1	FSW SWAP TIME 6.4 us
1	12	X'001C'		LEVEL 7 PSW SAVE AREA – I.C.					
1	14	X'001E'	Z H	SEC. P	G. PTR	. c v	PRI. PO	. PTR	

# Setting of ZHCV bits of the PSW

octany or zirov	onto or the row			
	Z	н	С	٧
arith w/o carry	$\overline{A0} \cdot \overline{A1} \cdots \overline{A7}$	(A0 vV) · Z	CO	C0 v C1
arith w/ carry	$\overline{A0} \cdot \overline{A1} \cdots \overline{A7} \cdot Z$	(A0 vV) ·Z	CO	C0 v C1
Logical	Ā0 · · · Ā7	A0 · · · A7	0	0
Test	A0 · · · A7 after (R1) · M	A0 · · · A7 after (R1) v M	0	A0 · · · A7 after (R1) v M
Shift	<u>Ā</u> 0 · · · <u>Ā</u> 7	A0	0	1 moved from bit 0
1/0	0	a	EXCEPTION Received	I/O Parity
CC0=Z	CC1=H·Z	CC2=H·Z	CC3=V	

# Meaning of condition code setting and masks to use

	CCO	CC1	CC2	CC3		
MASK	1XXX	X1XX	XX1X	XXX1	0000	
Arithmetic	result=0	<0	>0	overflow	carry	
Compare	op1=op2	op1 <op2< td=""><td>op1&gt;op2</td><td>overflow</td><td>carry</td></op2<>	op1>op2	overflow	carry	
Logical	all O's	all 1's	mixed	no branch	no branch	
Test	all O's	all 1's	mixed	identical	no branch	
Shift	all O's	hi order 1	positive	1 moved from bit 0	no branch	
1/0	no branch	no branch	branch	I/O parity	EXCEPTION Received	